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Abstract

Introduction

Today the scanning electron microscope has
become the tool for investigations on integrated
circuits. In e-beam testing ore-beam reconfiguration of VLSI, the effective charging conditions of
top oxides are important . However due to the
insulator nature of the zone impinged by the
electrons, it is generally difficult to obtain
quantitative information . Here we present and
illustrate the use of floating gate MOS transistors for charging determination. The basic
equ a tions are derived from a physical model and a
comparison is made with the evolution of the
electrical characteristics of the devices under
charge deposition. The effective charging yields
are determined in the 2-6 keV region. The effect
of topography on surface charge exchanges is shown
to lead to an agreement between experiment and
theory. This method appears to be very sensitive
and easy to implement in the case of integrated
circuits studies.

The interaction of the electron beam with
devices is fundamental in the use of the scanning
electron microscope for E-beam testing (3,13) or
reconfiguration (16) of integrated circuits. In
MOS devices in the high energy range, i.e . , around
5 keV,essentially two phenomena occur : i) activation of traps inside the gate oxide (14), ii)
negative charging which mainly influences the
floating potential sensitive elements (16) . In the
low energy range , i . e., around 1 keV which is
usual for E-beam testing, the activation of gate
oxide flaws is strongly reduced (8,5,6) and a
sli ght positive charging occurs (9) . In both
regions, with a suitable choice of the fluences,
the observed phenomenon can be essentiall y restricted to charging effects.
Various methods can be used to achieve quantitative evaluation of E-beam charging (15,2) but
due to the fact that microcircuits are embedded in
insulators, generally silicon dioxide, the correct
evaluation requires sophisticated techniques. In
this paper, we propose to use floating gate MOS
devices in order to obtain quantitative information about charge deposition in the low kV
range . First of all, we propose an electrical
model for the device operation,then we compare the
theoretical predictions with the
experimental
results and we give the variation of the obtained
yields versus the primary beam energy. The possibilities of the method and the obtained results
are discussed.
Basic e l ements
Devices used
Two types of devices a r e used : i) a reference MOS t rans i stor plu s a f l oati ng gate dev i ce
( f ig.la),and
ii)
a contro l led
gate
device
(fig .l b) . These e l ements a r e achieved on the same
chip , with t he same dimensio ns es pecia l ly in the
first case. In or der to avoid tec hnolog i ca l d i s persion a nd undesirable edge effects, large size
oxide e mbedded gates are chosen .
The bas i c equations of the MOS t r ans i stor
are : (17)
i) be l ow t he satu r ation regime

Key Words :Very La r ge Scale I nteg r ation c ir c ui ts,
Electron beam c hargi ng,E l ec t ron beam testing and
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iii- The
different
capacitive
coup lin gs
co ncern plane capacitors. The e l ectrical coupling
between the gate and the channel is achieved via a
sum of distributed capacitors where one plate is
at the gate voltage while the others are changing
from so ur ce to drain potentials. We use an equivale nt electrica l model where this coupli ng is
divi ded in two parts : one at low , the other at
high voltage.

T

The drain source current ID depends on the
carrier mobilityµ, the gate capacitance Cox the
width W and length L of the gate , the gate,
threshold and drain voltages, respectively, VG' VT
and VD(see for example fig. 3a).
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Fig . 2.
Electrical model used. Figs. a and b
correspond, respectivel y , to the linear and saturation regime.
In this last case, the conductive
channel lengt h is (1-k)L and the pinc hed
off length is kL .

Fig. 1.
Sketch of the devices used. Figs. a and
b correspond, respectively, to the simple floating
gate and the controlled gate method.
The comparison between the network characteristics for the reference transistor a nd the
floating gate element, at a given current and
polarization ,
is a way to access to the f l oating
gate voltage. A second method consists of the
restoration of an init i al electrical state via the
con trol gate volta ge . Due to the fact that the
floating gate voltage depends on the deposited
charge on or above it, we obtain a method for
charge deposition evaluation. A suitable choice of
the devices is done in order to examine negative
or positive charge depositio ns. Esse ntiall y this
corresponds ton depletion or enhanceme nt c hannels, r espec tivel y .

In the linear region of the characteristics
(fig . 2a) , the two parallel capacitors are (1-k' ).
Cc and k'Cc with, respectively, source and drai n
voltages v and VD . Cc is the channel capaci5
tance.
In the sa tura tion region (fig.2b) the cha nn el
length L is partly occ upied by the pinched off
zone, i.e., kL and part l y by the co ndu ct i ve r egion
( 1-k) L . The i nverted r egion of the channel lies
between so urce a nd saturation voltages while the
pinched off zone remains be tween saturation and
drain vo l tag es , re spec ti ve l y , VD sat and VD . The
parts of this region coupled with low and high
potentials are, r espec tiv e l y , ( 1-k") and k". In
both cases we must add the couplings with eventually the control ga te via the capacitor Ccg, to
drain and source via Cogd and Cogs, respectivel y .
This last value is essentially important in the
case of the co ntro l l ed gate device and is related
to the supplementary surface of the target outside
the c hannel.
The
calculations
base d
on
capacitive
couplin gs give the following results:
i - in the lin ea r region

Model used
We propose a model based on the following
assumptions:
i - In order to deri ve a model of more gene r al
va lidit y , we examine the controlled gate device.
ii- The deposited charge li es in the oxide
above the pol ysi l ico n gate which is electrically
insulated. The gate is embedded in a 0.7 µm top
silicon dioxide. The energy range used is limited
to 6 keV and based on the different models for
primary elect rons penetration (7) the range is
0.35 - 0 .65 pm, so the assumption appears quite
reasonable. Consequently, the deposited c har ge
Qdep induces electrostatically a charge of oppo-
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Low kV e-beam charging evaluations
where Qo represents an eventually deposited initial charge on (or above) the gate
Co= Cogd +
Cc + Ccg + Cogs and V S = 0 .
On the one hand if the controlled gate
device is used, the recovery of a given electrical
state after a charge deposition is obtained when
changing the control gate voltage, then:
a ll Qdep = - Ccg

for primary electron penetration to the gate oxide
but X-ray-like effects might be expected. Based on
our experiments at 4 keV, the threshold shift
values do not exceed 20 mV using an incident
fluence of 1.6.10- 3 C cm- 2 • This agrees with
published data. For example, in the
5-6 keV
range, 100 mV thresholds variations correspond to
5
incident doses between 5.10- and 1.10-"C cm- 2
(14,8,5).
Consequently, the X-ray-like effect
which is a rapidly increasing function of the
primary energy will be considered as negligible in
the domain considered.

(4)

ll VCG

and a linear relationship between the deposited
charge and the controlled gate voltage variation
is obtained. On the other hand, the simple floating gate MOS transistor gives:

/ a/

(5)
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The controlled gate device gives the evaluation of the deposited voltage in the same way than
before, i. e ., following the relation (4), while
the simple f loating gate case is slightly different.
It comes then:
Cox ((1-k)(l-k')+ kk")
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4
assuming Cogd , Co3s <<Cc.
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Experiments and Discussions
Our purpose is to examine here the negative
charging of silicon dioxide,and consequently, n
channel depletion mode Metal Oxide Semiconductor
(MOS) devices are used. They are achieved in a
modern
technology , i.e., 22.5 nm gate oxide and
the polysilicon gates are completely embedded in
the insulator. The size of the elements is 25 x 25
micrometers square. The devices are E-beam scanned
in a turbo pumped ISI SS 40 Scanning Electron
Microscope. The samples are grounded during irradiation. The electrical characteristics are established after irradiation using a Hewlett Packard
Transistor Parameter Analyser, with the samples
remaining inside the chamber. The samples are
examined without any chemical surface treatments.
Consequently the obtained results represent practical values on microelectronic devices.
The primary energy range investigated extends
from 2 to 6 keV. The highest value is insufficient

2

3

4

V0 ,V

Fig. 3.
Drain source currents versus the drain
source voltages for
a- the MOS transistor, bthe floating gate transistor. 3.6 keV primary
energy is used.
In fig.3 we report typical In= f(VD) characteristics obtained with the simple MOS device and
the floating gate element. On the one hand the parameter is the gate voltage but on the other hand,
it corresponds to the incident dose falling on the
device. This dose is defined as Dine= Ib x t/S
where Ib, t and S correspond, respectively, to
the beam current, the irradiation time, and the
scanned surface. The main differences between the
two cases occur in the saturation region where the
floating gate current increases slightly with the
drain source voltage, and starting from the same
curves in the linear region, there may be a factor
of about 2 between the currents at the highest
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Fig . 5 .
Floating gate voltage variations versus
the incident doses falling on the device . The
controlled gate variations obtained on a suitable
device are also reported (upper curve) .

Fig. 4. Deduced floating gate voltages vari ations
versus the drain source polarizations,the parameter Dis the incident dose falling on the device.

polarizations . The reported results correspond to
a 3.6 keV primary beam e nergy .
Based on the comparison between these two
sets of data, we have derived the variation of the
floating gate voltage versus the drain sou rce
polarization at various incident doses. These
results are s hown in fig. 4. Two regions are
clearly see n. The evol ut ion of the limit between
them corresponds to VD sat = V FG - VT for the on
state of the channel .
First, the floating gate voltage increases
with VD
as k'VD with k' = 0 . 44 . This value
represents the mean channel voltage which is theoreticall y lower than or equal to 0.5, the highest
value correspo nds to a linear channel voltage
dependence with space (17). Literature data(4)
reported in this zone agree with our result s.
Secondly the drain voltage dependence is decreased
by ten, it corresponds to the reducti on of the VD
factor in equation (6) which both depends on
technological and electrical parameters. Thirdly,
the floating gate var i ation between two incident
doses is higher in the sat ur ation than in the linear r egime. The ratio 6 VFG sat! 6VFG lin = 1.25
is co nsistent with the coefficient
((1-k)(l-k ' ) + kk")- 1 obtained in equations (5)
and (7) when Cogd , Cogs and Ccg become negligibl e
compare d to Cc, which is t he case here. The above
considerat i ons are independent of the primary beam
ener gy in the domain conside r ed .
Based on a previous characterization of the
device, the eva luatio n of the deposited charge
becomes possible using experime ntal data e i ther in
th e l inear or in the sat ur ation regime of the MOS
transistors.
In Fig . 5 we show: i) t he variations of the
deposited voltages deduced from preceding results,
and ii) the contro lled gate voltages versus the
incident doses . Two zones are observed : a sublinear region precedes a linear r egion and the fi rst

part corresponds to a positive chargi ng on or
above the floating gate.
It is clearly seen that the sensitivity of
the method extends from 20 mV up to about 5 V
usjng the simple MOS device. It correspon~s9 to
a
deposited
charge ranging from 3 .10
to
7 .5 10- 7 c cm - 2• The incident doses recei ved have
the same magnitude, and are below the ran ge used
in the classical analysis techniques (11). In the
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case of the controlled gate device, due to the
different oxide thicknesses for the gate and the
separation layer, the ratio 6Va;/6VFG ~ 20, and
usin g a maximum 6VFG ~ 100 V, the resulting floating
gate voltage exploration range
remains
practically unchanged.
In fig. 6 the variations of the deposited
voltages versus the incident doses are reported in
the 2-6 keV primary energy range. For deposited
voltages of about -1 V, the linear behavior is
generally observed and consequently a charging
yielc may be defined.
In fig. 7 the effective charging
yields
ye
Cox 6 V FG /Dine are reported versus the
primary beam energy. Although the results are
obta i ned on different samples, a monotonous variation with primary beam energy is clearly seen, and
the sec ond crossover energy corresponds to 2 keV.
The theoretical yield ·corresponds to :
y = 1 - n - o (Ep) where the backscattered yiel d
is ass umed to be a constant and the secondary
yiel d is written (15) :
E

o(Ep )

E

-,35

1.11 omax (---P--)
E
p max

1.35

-2 .3 ( - p - )
(1 - e

E

p max )
(8)

y

1

and volume currents.
On the one hand, the secondar y yield is
dependent on many elements (1,11,12,15)
i) the
electron target interaction,and ii) the trapping
possibilities inside the material, iii) the electron extraction from the target. Absolute yield
determinations require pertinent operations in
ultra high vacuum. Our results concern yield
determinations on "as received" surfaces on VLSI
technology devices. Generally users do not want to
have a special s urf ace preparation process. So the
adsorbed layers, the initial surface chargings may
influence the reemission yields. Consequently they
may differ from "reference" values . But here this
is
insufficient to explain the
quantitative
results.
On the other hand the influence of surface
exchanges which are not generally taken into
account may play a role here. Let us consider
again the experimental co nditions. The surface
scanned by the continuous beam is larger than the
device. The floating gate element has an oxide
sheet thinner than the surrounding area, i.e., the
total thicknesses ratio is about 2 . 5. If a constant charge per unit area is deposited on the
oxide, different voltages are developed on and
outside the floating gate. They are, respectively,
labelled V1 and V2 for separated zones . If we
assume that the outside area behaves as a charge
reservoir for the inside area, the V voltage is
2
forced on the device .
Consequently, the effective yield is written :
y

0.8

where c 1 and c 2 represent the capacitances per
unit area of the two zones. They are taken between
the centroid of the deposited charges and the
grounded substrate .
Thus the topographic effect gives an increase
of the effective charging yield. If a coefficient
4 is used an agreement is obtained between experiment and theor y . In addition it gives a mean
value for charges deposition depth of about
300 nm, which is realistic.

0.6

0.4
0 .2

0

(9)
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Concl usion
In order to evaluate E-beam chargings on
silicon dioxide, the use of MOS devices has been
examined above the second cross -over energy.
The basic equations for the electrical phenomena involved have been derived from a physical
model. They show a good agreement with the experimental observations. It has been shown that the
method allows the determination of extremely low
deposited charges, i.e., in 1.10- 8 - l.1CT 6 C.cm- 2
range. The effective charging yields have been
determined at various primary energies on
as
received" surfaces. The comparison between experiments and theory has shown the effect of topography on the charging conditions of oxide surfaces
on microelectronic devices. This method appears as
a simple and promising tool in order to investigate insulator surface charging
prior to or
during E- beam testing.

Fig. 7 . Experimental charging yields versus pri1nary electrons energy Ep. The theoretical yield
with o max = 1.35, Ep max= 0.35 keV, n
0.18
corresponds to the continuous line.
The expected yield variation is reported in
fig.7 using values for the different parameters in
agreement with the literature (9, 10),
i.e.,
n=0.18,
O max
1.35,
Ep max= 0.35 keV.
A qualitative agreement is observed between theory
and experiment, but the primary energy dependence
of the effective yield is increased. At 6 keV the
theoretical and experimental values of the yield
are respec tively, 0.25 and 1.
In fact, the experimental charging yield
represents the net charge deposited above the
device. This results from : i) the incident and
reemitted fluxes of particles, and ii) the surface
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K. Nakamae: On figure 5 , you explain that the
s ublinear regime i s due to a positive charging .
Would you explain the positive charging in more
details?
Author: A correlati on betwee n the sublinear r egime
and the initial positive charging has s impl y bee n
observed.
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K. Nakamae: What is the el ect ron beam current ?
Would yo u comment about the contamin a tion due to
the electron beam irradiation?
W. Reiners: Please complete all dimens ions of the
devices s hown in Fig. 1 . What beam diameter and
pr ima r y electron current did you use ?
Author : The devi ces have 25 x 25 pm2 polysilicon
gates. The gate oxide polysilicon and top oxide
thickness are, respectivel y , 22.5, 500 and 1500
nm. On the gate a hol e in the top s ili ca , with the
same gate dimen s ions, reduce s the silica thickness
down to 700 nm. In the case of the controlled gate
device the channel gate and the target ha ve the
same dimens ions and struc ture than before. But the
target is situated besides the channel ga te which
is covered with the a luminium controlled gate .
The primary beam corresponds t o abo ut 0.1 nA,
and without any special opt imi za ti on the beam
diameter mer ge s around 0 . 3 pm.
Due to the dose range examined the contami na tion effect ref errin g to a picture darkenin g has
bee n diffi cult to observe.
M. Brunner: Does your technique allow investigation of l ocal charging which obsc ures image contrasl eve n if great care i s taken to adjust the
primary energy for minimized cha rging?
Can yo u detect positive cha r gi ng ? The controlled
gate devi ce should allow to do that. What are the
co nditions to yield positive charging?
Author: Our tec hniqu e is sensitive to char ge depos ition on or above the floating gate whatever the
origin is. Positive charging is detectable us ing
in addition, a previous ne ga t ive charge depositio n
(1 8) .

M. Brunner: Did yo u observe dynamic effects , that
is a dependence of equilibrium voltage of the
surface from the primary beam speed?
Author: At the time being we have not examined the
dynamic effects.
M. Brunner : What are your suggestions concerning
the beam voltages to be used for e-beam testing
a nd e-beam metrology ? In both cases several
surface materials will be involved .
Autho r : The kV problem of e-beam examination of
microe l ectronic dev i ces is not necessa r ily
a
trivia l one, each surface material requires a
characterization .
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